One-Dimensional Packet Classification Using Pipelined Multibit Tries
نویسندگان
چکیده
We propose a heuristic for the construction of variable-stride multibit tries. These multibit tries are suitable for one-dimensional packet classification using a pipelined architecture. The variable-stride tries constructed by our heuristic require significantly less per-stage memory than required by optimal pipelined fixed-stride tries. We also develop a tree packing heuristic, which dramatically reduces per-stage memory required by fixedand variable-stride multibit tries constructed for pipelined architecture.
منابع مشابه
Packet Classification Using Pipelined Multibit Tries
We propose heuristics for the construction of variable-stride one-dimensional as well as fixedand variablestride two-dimensional multibit tries. These multibit tries are suitable for the classification of Internet packets using a pipelined architecture. The variable-stride one-dimensional tries constructed by our heuristic require significantly less per-stage memory than required by optimal pip...
متن کاملTCAM SPliT: Optimizing Space, Power, and Throughput for TCAM-based Packet Classification Systems
Packet classification is the core mechanism that enables many networking services such as packet filtering and traffic accounting. Using Ternary Content Addressable Memories (TCAMs) to perform high-speed packet classification has become the de facto standard in industry because TCAMs can facilitate constant time classification by comparing a packet with all rules of ternary encoding in parallel...
متن کاملA new hierarchical packet classification algorithm
1389-1286/$ see front matter 2012 Elsevier B.V http://dx.doi.org/10.1016/j.comnet.2012.04.014 ⇑ Corresponding author. Tel.: +82 2 3277 3403; fa E-mail address: [email protected] (H. Lim). Packet classification is one of the most challenging functions in Internet routers since it involves a multi-dimensional search that should be performed at wire-speed. Hierarchical packet classification is an ef...
متن کاملReduction of Power Consumption for Pipelined Deep Pack- et Inspection on FPGA
We propose a scheme to reduce power consumption in pipelined AC-DFA (Aho-Corasick deterministic finite automaton) tries for deep packet inspection (DPI). It is based on our observation that the access frequency drops dramatically as the input goes through stages of the pipelined implementation of the AC-DFA trie. Experiments show that the access frequency of the fourth stage is one thousandth o...
متن کاملReduction of Power Consumption for Pipelined DPI Systems on FPGA
We propose a scheme to reduce power consumption in pipelined AC-DFA (AhoCorasick deterministic finite automaton) tries for deep packet inspection (DPI). It is based on our observation that the access frequency drops dramatically as the input goes through stages of the pipelined implementation of the AC-DFA trie. Experiments show that the access frequency of the fourth stage is one thousandth of...
متن کامل